



2825 02
J. B. L.

| | | | |
|---|--------------------------------|--------------------------------------|-----------------------|
| TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT (Under 37 CFR 1.97(b) or 1.97(f)) | | Docket No. BUR920010175US1 | |
| In Re Application Of: Timothy Lehner, et al. | | | |
| Serial No. 10/063,214 | Filing Date 03/29/02 | Examiner | Group Art Unit |
| Title: A CIRCUIT AND METHOD FOR MODELING I/O | | | |
| <p>Address to: Assistant Commissioner for Patents Washington, D.C. 20231</p> <p>37 CFR 1.97(b)</p> <p>1. <input checked="" type="checkbox"/> The Information Disclosure Statement submitted herewith is being filed within three months of the filing of a national application other than a continued prosecution application under 37 CFR 1.53(d); within three months of the date of entry of the national stage as set forth in 37 CFR 1.491 in an international application; before the mailing of a first Office Action on the merits, or before the mailing of a first Office Action after the filing of a request for continued examination under 37 CFR 1.114.</p> <p>37 CFR 1.97(c)</p> <p>2. <input type="checkbox"/> The Information Disclosure Statement submitted herewith is being filed after the period specified in 37 CFR 1.97(b), provided that the Information Disclosure Statement is filed before the mailing date of a Final Action under 37 CFR 1.113, a Notice of Allowance under 37 CFR 1.311, or an Action that otherwise closes prosecution in the application, and is accompanied by one of:</p> <p><input type="checkbox"/> the statement specified in 37 CFR 1.97(e);</p> <p>OR</p> <p><input type="checkbox"/> the fee set forth in 37 CFR 1.17(p).</p> | | | |



RECEIVED
MAY - 8 2002
TC 2800 MAIL ROOM

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT

(Under 37 CFR 1.97(b) or 1.97(c))

Docket No.
BUR920010175US1In Re Application: **Timothy Lehner, et al.**

MAY 06 2002

MAY -8 2002

Serial No.

10/063,214

Filing Date

03/29/02

TC 2380 MAIL ROOM
Examiner

Group Art Unit

A CIRCUIT AND METHOD FOR MODELING I/O**Payment of Fee**

(Only complete if Applicant elects to pay the fee set forth in 37 CFR 1.17(p))

- ☐ A check in the amount of _____ is attached.
- ☒ The Assistant Commissioner is hereby authorized to charge and credit Deposit Account No.09-0456 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of _____
- ☐ Credit any overpayment.
- ☐ Charge any additional fee required.

Certificate of Transmission by Facsimile*

I certify that this document and authorization to charge deposit account is being facsimile transmitted to the United States Patent and Trademark Office (Fax. No. _____) on _____

(Date)

Signature

Typed or Printed Name of Person Signing Certificate

Certificate of Mailing by First Class Mail

I certify that this document and fee is being deposited on 05/01/02 with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Signature of Person Mailing Correspondence

Pat Blair

Typed or Printed Name of Person Mailing Certificate

*This certificate may only be used if paying by deposit account.

Dated: 4-30-02

Richard M. Kotulak

Registration No. 27,712

International Business Machines Corporation

Intellectual Property Law - Mail 972E

1000 River Street


Essex Junction, VT 05452

Phone: (802)769-4457

CC:

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)



Docket Number (Optional)

BUR920020010175US1

Application Number

10/063,214

Applicant(s)

Timothy Lehner, et al.

Filing Date

03/29/02

Group Art Unit

U.S. PATENT DOCUMENTS

| EXAMINER INITIAL | REF | DOCUMENT NUMBER | DATE | NAME | CLASS | SUBCLASS | FILING DATE IF APPROPRIATE |
|---------------------|-----|-----------------|----------|------------------|-------|----------|-------------------------------|
| | | 5,481,484 | 01/02/96 | Ogawa et al. | | | |
| | | 5,535,146 | 07/09/96 | Huang et al. | | | |
| | | 5,652,716 | 07/29/97 | Battersby et al. | | | |
| | | 5,675,502 | 10/07/97 | Cox | | | |
| | | 5,696,694 | 12/09/97 | Khouja et al. | | | |
| | | 5,706,477 | 01/06/98 | Goto | | | |
| | | 5,757,679 | 05/26/98 | Sawai et al. | | | |
| | | 5,838,947 | 11/17/98 | Sarin | | | |
| | | 5,920,489 | 07/06/99 | Dibrino et al. | | | |
| | | 5,949,983 | 09/07/99 | Baxter | | | |
| | | 6,005,829 | 12/21/99 | Conn | | | |

FOREIGN PATENT DOCUMENTS

| | REF | DOCUMENT NUMBER | DATE | COUNTRY | CLASS | SUBCLASS | Translation | |
|--|-----|-----------------|------|---------|-------|----------|-------------|----|
| | | | | | | | YES | NO |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

| | | |
|--|--|--|
| | | Bina Ackalloor, Dinesh Gaitonde, "An Overview of Library Characterization in Semi-Custom Design" 5/97 IEEE 1998 Custom Integrated Circuits Conference, pp. 305-312 |
| | | Jerry D. Hayes and Larry Wissel, "Behavioral Modeling for Timing, Noise, and Signal Integrity Analysis" IBM Microelectronics Division |

| | |
|----------|-----------------|
| EXAMINER | DATE CONSIDERED |
|----------|-----------------|

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)



ATTY DOCKET NO.

BUR920010175US1

SERIAL NO.

10/063,214

APPLICANT(S)

Timothy Lehner, et al.

FILING DATE

03/29/02

GROUP

U.S. PATENT DOCUMENTS

| *EXAMINER INITIAL | DOCUMENT NUMBER | DATE | NAME | CLASS | SUBCLASS | FILING DATE IF APPROPRIATE |
|----------------------|-----------------|----------|----------------|-------|----------|-------------------------------|
| | 6,035,115 | 03/07/00 | Suzuki | | | |
| | 6,080,201 | 06/27/00 | Hojat, et al. | | | |
| | 6,102,960 | 08/15/00 | Berman, et al. | | | |
| | 6,110,219 | 08/29/00 | Jiang | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

FOREIGN PATENT DOCUMENTS

| | DOCUMENT NUMBER | DATE | COUNTRY | CLASS | SUBCLASS | TRANSLATION | |
|--|-----------------|------|---------|-------|----------|-------------|----|
| | | | | | | YES | NO |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

| | | |
|--|--|--|
| | | Chandrakasan et al., "Design of High-Performance Microprocessor Circuits" ISBN 0-7803-6001-X, IEEE Order No. PC5836, Chapter 16.3 pp. 338-345 |
| | | Jessica Qian, et al., "Modeling the 'Effective Capacitance' for the RC Interconnect of CMOS Gates" December 1994, Volume 13, No. 12, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems pp. 1526-1535 |

| | |
|----------|-----------------|
| EXAMINER | DATE CONSIDERED |
|----------|-----------------|

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.